A VLSI Architecture for Anti-Aliasing
نویسندگان
چکیده
منابع مشابه
A New Anti-Aliasing Algorithm for Computer Graphics Images
This paper presents an area-filtering algorithm for antialiasing technique of computer graphics images. It can be applied to low-resolution image, which the aliasing effect is more visible. Unlike supersampling technique, which costs too much to do well, this technique is simple and suitable for VLSI implementation. Without changing the current PC-based graphics-hardware architecture, this ‘tec...
متن کاملOn-Chip Signature Checking for Embedded Memories
The Multiple On-chip Signature Checking architecture proposed in [l] is an effective BIST architecture for testing the finctional units in modern VLSI circuits. It is characterized by low aliasing, low area overhead and low test ing time. However, a straight forward application of this architecture in testing the embedded RAMs will result in excessive area overheads. In this paper we propose a ...
متن کاملAnti-Aliasing Issues in Image Composition
This paper describes a new parallel architecture for perfonning high-speed raster graphics. This architecture relies on an extension of the Z-buffer algorithm called Composition, due to Duff. Duff's algorithm proves to be too complex for our implementation technology, so modifications of Duff's algorithm are introduced and evaluated experimentally. The two major issues addressed are anti-aliasi...
متن کاملReal-time Novel Rendering Architecture for 3d Display
This paper proposed the novel rendering architecture based on GPU massive multithreading for generating multi-view content to 3D display. With the input of 2D plus depth images, this system can support stereoscopic display as well as auto-stereoscopic one. In order to achieve real-time and high quality depth image based rendering (DIBR), anti-aliasing pixel rendering, unoccupied pixel inpaintin...
متن کاملHybrid Testing Schemes Based on Mutual and Signature Testing
Signature based techniques have been well known for the Built-in §elf-test of integrated systems. We propose a novel test architecture which uses a judicious combination of mutual testing and signature testing to achieve low test area overhead, low aliasing probability and low test application time. The proposed architecture is powerful for testing highly concurrent systems in applications such...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1989